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r57l ABSTRArn 
A pulse-width modulated DC-to-DC power converter 
including a first inductor, Le. a transformer or an equiv- 
alent fixed inductor equal to the inductance of the sec- 
ondary winding of the transformer, coupled across a 
source of DC input voltage via a transistor switch 
which is rendered alternately conductive (ON) and 
non-conductive (OFF) in accordance with a signal from 
a feedback control circuit. A first capacitor capacitively 
couples one side of the first inductor to a second induc- 
tor which is connected to a second capacitor which is 
coupled to the other side of the first inductor. A circuit 
load shunts the second capacitor. A semi-conductor 
diode is additionally coupled from a common circuit 
connection between the first capacitor and the second 
inductor to the other side of the first inductor. A cur- 
rent sense transformer generating a current feedback 
signal for the switch control circuit is directly coupled 
in series with the other side of the first inductor so that 
the first capacitor, the second inductor and the current 
sense transformer are connected in series through the 
fist inductor. The inductance values of the fist and 
second inductors, moreover, are made identical. Such a 
converter topology results in a simultaneous volt- 
second balance in the first inductance and ampere- 
second balance in the current sense transformer. 
12 Claims, 4 Drawing Sheets 
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FORBACK DGTO-DC CONVERTER 
ORIGIN OF THE INVENTION 
This invention was made by an employee of the 
United States Government and therefore may be made 
and used by the U.S. Government for governmental 
purposes without the payment of any royalties thereon 
or therefor. 
BACKGROUND OF THE INVENTION 
This invention relates generally to DC-to-DC. con- 
verters and more particularly to a pulse-width modu- 
lated switching converter. 
DC-to-DC power converters utilizing a switching 
device in a combination of inductors and capacitors to 
derive power from one source of DC voltage and then 
deliver that power to a load at the same or a different 
DC voltage are well known. Many different types of 
topologies exist for implementing such power convert- 
ers. The number of different possible combinations 
using but a relatively few components has resulted in 
several standard topology types which include, among 
others, the buck, boost, buck-boost, forward, flyback, 
and CUK converters. With what initially appears to be 
only a simple change or a modification in the particular 
converter implementation, an extremely significant per- 
formance variation can result. 
While many different topologies could be described, 
each with its own advantages and disadvantages, the 
configurations shown in FIGS. 1-3 best represent prior 
art topologies which exhibit the closest similarity to that 
of the subject invention to be hereinafter described. 
FIG. 1, for example, discloses what might be termed 
a forward converter topology and comprises an isolated 
or transformer version of a buck converter which, with- 
out an input filter, is typically characterized by a con- 
verter which displays discontinuous input current while 
providing a continuous output current. Such an ar- 
rangement offers an efficient power conversion tech- 
nique; however, it almost always requires the use of a 
reset winding on the power transformer in order to 
reset the transformer core by returning its stored energy 
to the primary side. This requirement, while not being 
difficult to implement, creates some additional design 
considerations associated with the reset circuitry. 
With respect to the circuitry shown in FIG. 2, it 
exemplifies what is termed flyback converter topology 
and comprise what might be referred to as an isolated or 
transformer version of a boost converter which, with- 
out an input filter, is characterized by discontinuous 
input current while also providing discontinuous output 
current and where the required inductor is incorporated 
into the transformer which comprises a flyback trans- 
former. It typically offers the smallest number of com- 
ponents for DC-to-DC power conversion. 
The third configuration comprises topology which is 
illustrative of an isolated or transformer version of the 
CUK converter. An isolated CUK converter utilizes a 
transformer which is capacitively coupled both on the 
primary and secondary sides. 
While each of the above-referenced power convert- 
ers as well as other known converter topologies have 
known utility, inherent limitations and certain disadvan- 
tages nevertheless exist. 
SUMMARY 
Accordingly, it becomes a primary object of this 
invention to provide an improvement in DC-to-DC 
It is another object of the invention to provide an 
improvement in pulse-width modulated DC-to-DC 
power converters. 
It is sti l l  another object of the invention to provide a 
10 pulse-width modulated DC-to-DC power converter 
having current mode control. 
And it is yet another object of the invention to pro- 
vide a DC-to-DC converter which provides both volt- 
second balance of the power transformer and ampere- 
l5 second balance of the current sensing transformer si- 
multaneously. 
Briefly, the foregoing and other objects of the inven- 
tion are achieved by a current-mode controlled pulse- 
width modulated DC-to-DC power converter includ- 
2o ing both isolated and non-isolated implementations 
comprised of a first inductor, i.e. a transformer or an 
equivalent fixed inductor equal to the inductance of the 
secondary winding of the transformer, coupled across a 
source of DC input voltage via a controlled switch 
25 device, e.g. a transistor, and which is rendered alter- 
nately conductive (ON) and non-conductive (OFF) in 
accordance with a signal from a feedback control cir- 
cuit which continuously controls the duty cycle of the 
3o transistor switch in relation to a complete cycle of oper- 
ation. A fmt capacitor capacitively couples one side of 
the first inductor to an output filter circuit including a 
second inductor coupled to a second capacitor which in 
turn is coupled to the other side of the first inductor, 
35 with the circuit load being coupled across the second 
capacitor. A semiconductor diode is additionally cou- 
pled from a common circuit connection between the 
first capacitor and the second inductor to the other side 
of the first inductor. A current sense transformer gener- 
40 ating a current feedback signal for the switch control 
circuit is directly coupled in series with the other side of 
the first inductor so that the fmt capacitor, the second 
inductor and the current sense transformer are con- 
nected in series through the fmt inductor. This enables 
45 the current of the first and secund inductors to be alter- 
nately sensed during both portions of an operational 
cycle. The inductance values of the first and second 
inductors, moreover, are made identical. The location 
of the current sense transformer and the use of equal 
50 valued first and second inductors result in a relatively 
simple DC-to-DC converter topology wherein volt- 
second balance in the first inductor and ampere-second 
balance in the current sense transformer are achieved 
simultaneously while at the same time reducing unde- 
BRIEF DESCRIPTION OF THE DRAWING 
The following detailed description of the invention 
will be more readily understood when considered to- 
FIG. 1 is an electrical schematic diagram illustrative 
of a known prior art forward type of converter topol- 
ogy; 
FIG. 2 is an electric schematic diagram illustrative of 
FIG. 3 is an electrical schematic diagram illustrative 
of an isolated version of a known prior art CUK type 
converter topology; 
5 power converters. 
55 sired stresses on the switching transistor. 
60 gether with the accompanying drawings wherein: 
65 a flyback type converter topology; 
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FIG. 4 is an electrical schematic diagram illustrative 
of an isolated or transformer version of the preferred 
embodiment of the invention; 
FIG. 5 is an electrical schematic diagram illustrative 
of a non-isolated version of the preferred embodiment 
of the invention shown in FIG. 4; 
FIG. 6 is an electrical schematic diagram illustrative 
of the topology shown in FIG. 5 during a first portion 
of a circuit operating time p e r i e  
FIG. 7 is an electrical circuit diagram illustrative of 
the circuit shown in FIG. 5 during a second portion of 
the operational time period; 
FIG. 8 is a set of time related waveforms illustrative 
of the current and voltage relationships provided by the 
non-isolated embodiment shown in FIG. 5; and 
FIG. 9 is a waveform diagram illustrative of the cur- 
rent flow through the current sensing transformer 
shown in FIG. 5 during both portions and of the opera- 
tional time period. 
20 
DETAILED DESCRIPTION OF THE 
INVENTION PRIOR ART 
Before considering the details of the invention, refer- 
ence will first be made back to the prior art converter 
topologies referred to above and illustrated in FIGS. 25 
As shown in FIG. 1, the isolated forward topology 
depicted thereat includes a DC voltage input source 10 
which applies energy to the primary winding 12 of a 
power transformer 14 under the control of a transistor 30 
switch 16, rendered alternately conductive (ON) and 
non-conductive (OFF) during each cycle Ts of opera- 
tion by a feedback control circuit 18 coupled to the 
primary winding 12 and which controls the ON and 
OFF time dTsand dTs, respectively, of the transistor 16, 35 
where d designates the duty cycle, and accordingly that 
of the converter itself. The secondary winding 20 cou- 
ples energy to an inductor-capacitor output filter in- 
cluding an inductor 22 and capacitor 24, with the load 
comprising a resistance element shown by reference 40 
numeral 26 coupled across or shunting capacitor 24. 
Furthermore, a diode 28 is connected in series from 
one (.) polarity end of the secondary winding 20 to the 
inductor 22, while a second diode 30 shunts both the 
inductor 22 and the capacitor 24 while being coupled to 45 
the other or opposite end of the secondary winding 20 
along with the one side of the capacitor 24 and load 26 
The primary side of the transformer 14 also includes a 
reset circuit including a reset winding 32 having its (.) 
polarity end connected to ground. However, it also 50 
requires an additional diode 34 and a capacitor 36 which 
forms part of an input filter including an inductor 38 
connected in series with voltage source 10. The input 
filter acts to filter out voltage and current noise on the 
input voltage Vi,, and primarily to filter converter in- 55 
d u d  current pulses from the DC power source 10. 
The forward converter topology illustrated in FIG. 1 
offers an efficient power conversion technique; how- 
ever, it typically requires the use of a reset winding such 
as the winding 32 to reset the transformer core of the 60 
power transformer 14 by returning its stored energy to 
the primary side. This requirement, although not d f i -  
cult to implement, causes certain design problems for 
some applications, such as requiring the additional 
diode 34 and a relatively large capacitance value for the 65 
capacitor 36. 
With respect to the flyback topology as depicted in 
FIG. 2, it intentionally stores energy in the inductance 
1-3. 
4 
of the power transformer 14 during the on-time interval 
dT, of the transistor power switch 16 and then releases 
the energy to the secondary side of the transformer 14 
during its off-time aT, and where for continuous mode 
operation dTs+aTs=Ts, the time period for one opera- 
tional cycle. The energy delivered to the load side of 
the transformer 14 is out of phase with the reenergizing 
process of the inductance which is incorporated into the 
transformer 14. If operated in the continuous inductor 
current mode, this characteristic produces inherent 
problems in the stability in the duty cycle control cir- 
cuit 18 which generally results in compromised dy- 
namic performance and when operated in the discontin- 
uous inductor current mode, the switching transistor 16 
and the diode 28 can be subjected to undesirable rela- 
tively high peak current stresses. 
As to the CUK topology illustrated in FIG. 3, in 
addition to capacitively coupling the primary and sec- 
ondary windings 12 and 20 of the power transformer 14 
to their respective input and output circuit components, 
the grounded capacitor 36 of the forward and flyback 
topologies (FIGS. 1 and 2) forming part of the input 
filter is deleted and the control switch device 16 is no 
longer directly connected to the primary-winding 12, 
but is now connected to a circuit node 39 common to 
both the inductor 38 and the coupling capacitor 40. 
Additionally, damping circuits comprised of respective 
series circuits including capacitor 44, resistor 46 and 
capacitor 48, resistor 50 must be utilized and shunt the 
coupling capacitors 40 and 42. 
The coupling capacitor arrangement of the CUK 
topology operates to continuously maintain volt-second 
balance on the core of the transformer 14 in addition to 
developing a push-pull driving voltage for improved 
flux utilization. In so doing, the front end inductor 38 
now operates as a current source which drives energy 
into the transformer 14 and the coupling capacitors 40 
and 42. One major disadvantage of the CUK topology, 
however, is that this current source typically produces 
voltage spikes across the switching transistor 16, which 
are often times extremely difficult to reduce. Further- 
more, both the switching device 16 and the output 
diode 30 must carry significantly higher currents than 
typically encountered in other topologies. The potential 
voltage and current stresses imposed on both the 
switching device 16 and the diode 30 force the circuit 
designer to select components rated for relatively high 
power levels. 
In addition to the potential switching component 
stresses and other additionally required protection cir- 
cuitry, not shown, the biggest inherent disadvantage of 
the CUK topology is the necessary presence of rela- 
tively large damping components across both the pri- 
mary and secondary coupling capacitors 40 and 42 
which are shown comprising capacitor 44, resistor 46, 
and capacitor 48, resistor 50. The damping components 
are required to shape the AC behavior of the control 
circuitry 18 being generally large in bulk make size and 
weight an important and undesirable concern for many 
applications. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
Considering now the preferred embodiments of the 
subject invention which are shown in FIGS. 4 and 5, 
this invention overcomes the inherent deficiencies of 
the prior art converter topologies shown in FIGS. 1-3 
by combining the characteristics of both the forward 
5 
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and flyback topologies shown in FIGS. 1 and 2, while 
resembling the topology of the CUK topology of FIG. 
3. However, subtle differences are now present in the 
subject invention which at first may not appear appar- 
ent but nevertheless are present and necessary for 
achieving an improved operation. 
The subject invention does not utilize a capacitively 
coupled primary winding of the power transformer 14, 
but instead now employs a driving arrangement similar 
to that of a forward topology wherein energy is deliv- 
ered to the output filter and transformer inductance or 
an equivalent inductor 21 (FIG. 5) thereof during the 
on-time (dT,) of the switching transistor 16. The induc- 
tor 21 in effect comprises the transformer primary 
winding 12 reflected to the secondary side by the trans- 
former turns ratio N1:N2. 
The energy which is stored in the inductance L1 of 
the transformer 14 or the inductor 21, however, is not 
dumped back to the input side, but instead is released to 
the secondary coupling capacitor (Cl) 42 during the 
off-time (aTs) of the transistor 16 and which is similar to 
the operation of a flyback topology. The topology of 
the subject invention is therefore termed a "forback" 
topology converter since it exhibits behavior of both 
the forward and flyback topologies alternately with 
dT, and aT, of the transistor switching period T,. 
A current sensing transformer 52 is connected in the 
secondary circuit as shown in FIGS. 4 and 5 to sense the 
current Is flowing in the secondary circuit for control- 
ling the duty cycle (d) of the switching transistor 16 in 
conjunction with the output voltage V, across the load 
26. The current sensing transformer 52 includes a pri- 
mary winding 54 directly connected to the end of sec- 
ondary winding 20 or inductor 21 opposite from the end 
which is directly connected to the capacitor (CI) 42 so 
that the inductor currents flowing in the secondary 
- circuit during the respective time intervals of dT, and 
dT, can be detected. The secondary winding 56 of the 
sensing transformer 52 is connected to the duty cycle 
control circuit 18 for providing a feedback signal volt- 
age V, proportional to the secondary current I,. The 
feedback control circuit 18 controls the duty cycle d of 
the transistor switch 16. 
In addition to the specific location of the current 
sensing transformer 52, the methodology employed in 
the circuit design and hereinafter described, results in 
the inductance values of L1 and L2 being substantially 
equal. 
These two last mentioned features result in a con- 
verter topology wherein a volt-second balance of the 
power transformer 14 and an amp-second balance of the 
current transformer 52 are achieved simultaneously. 
This will be more readily appreciated as the following 
detailed description of operation is considered. 
DESCRIPTION OF OPERATION 
Referring now FIGS. 6-9, for the sake of simplicity 
FIG. 6 is illustrative of the eauivalent circuit for the 
15 
20 
25 
30 
35 
40 
45 
50 
55 
non-isolated converter topoloiy shown in FIG. 5 dur- 60 
ing the on-time interval dT, where the transistor switch 
16 is conductive. FIG. 7, on the other hand, is the equiv- 
alent circuit for FIG. 5 during the off-time interval aT, 
where the switch 16 is nonconductive. 
The following operational conditions exist: 65 
(3) 
It can be seen with reference to FIG. 6 that during 
the on-time interval dT,, wherein the semiconductor 
switch 16 is closed, the diode @I) 40, becomes reverse 
biased and is therefore considered an open circuit result- 
ing in the equivalent circuit as shown. During this time, 
energy flows from Vgi.e. source 1 0  to inductor (L1) 21, 
inductor (L2) 22, and capacitor ((22) 24 and from capaci- 
tor (Cl) 42 to load resistor (RL) 26. 
Two currents flow during the dT, interval, namely, 
ILI and 1 ~ 2 .  The energy (ELI) stored in the inductance 
(L1) 21 increases from a minimum value to a maximum 
value according to the expressions: 
ELI(&)= 1Li xki2(min)  0 
and, 
E~i (=)= tL i  xZ.u2(m4 (8) 
whereupon an increase in energy, AE1, stored in induc- 
tor (L1) 21 which can be expressed as: 
1 hE1=IL1 x [ z L l ~ ~ = ) - z L l ~ ~ ~ ) l  (9) 
Accordingly, the current in inductor (L1) 21 increases 
linearly from a minimum value to a maximum value as 
shown in FIG. 8(a) by reference numeral 58. 
The voltage applied to inductor (L2) 22 is equal to 
V,+Vcl-Vn or simply Vg whereupon the stored 
energy increases from a minimum value to a maximum 
value according to the expressions: 
Eu(min)= tL2XZU~(min) (10) 
and 
Eu(=)=&xZ~z~(=)  (11) 
causing an increase in energy, AE2, which can be ex- 
pressed as: 
t &=tL2X [Z.2(max)-Z~2(min)l (12) 
As a consequence, the current 1 ~ 2  in the inductor 22 
increases linearly from a minimum value to a maximum 
value as shown by reference numeral 60 in FIG. 8(b). 
With respect to the capacitor currents flowing during 
dT,, the current out of capacitor (Cl) 42 is equal to 1 ~ 2  
and decreases from a maximum value to a minimum 
value as shown by reference numeral 62 of FIG. 8(c) 
and is 180" out of phase with 1 ~ 2  of FIG. 8(b). The 
energy stored in capacitor (Cl) 42 also decreases from a 
7 
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maximum value to a minimum value according to the 
expressions: (19) t At73 = ECl(rmu) - ECl(min) 
Ea(max)=1CiX Va2(max) (13) = 1/2 CI x [Va(max) - Vcl(min)l 
5 
The current flow out of capacitor ((22) 24 is equal to 
10-1,52 which produces the corresponding voltage wave- 
form as shown in FIG. 8(4. The voltage V n  lags the (I4) 
and 
ECl(min)=1C1X Va?min) 
current, 10-1~2, by the phase angle + as shown by refer- 
whereupon the energy change, AE3, stored in capacitor 10 ence numeral 76 of FIG. 8(4. The corresponding 
change in energy storage may be expressed as: (Cl) 42 can be expressed as: 
t E3 = IC1 x [Va2(max)- Va2(min)l (15) 
l U 4  = &(mar) - &(min) (20) 
The current entering the + terminal of capacitor (C2) 15 
24 is 1~2-I,. An energy change, AE4, which can be = 1/2 ~2 x [Va(rnax) - V a ~ m i n ) ~  
expressed as: 
With respect to the current Is in the primary winding 
(16) 54 of the current sensing transformer 52, it comprises a 
V n  appears as the sinusoidal curve portion 64 shown in 20 current - 1 ~ 1  as indicated by reference numeral 78 of 
FIG. 8(4 and changes from a minimum value to a maxi- FIG. 9. 
mum value as shown but is out of phase with 1 ~ 1  and 
1 ~ 2  by an angle 4 which is determined by the relative 
values of L2, C2 and RL. 
t E4=lCz[Va2(max)- V a 2 ( ~ ) l  
Design Methodology 
Regarding a physical implementation of the subject 
25 invention, the following method of circuit design would a result of these interrelationships, the current 
flowing though the -ding 54 of the current 
Sense transformer 52, is equal to 1 ~ 2  and appears identi- 
be followed SO that among other things, but most impor- 
tantly, L1 =L2. Typically, a circuit designer would 
cd to the linear curve of FIG. 8(b) as shown 
in FIG. 9 by reference numeral 66. 
Turning attention now to the off-time interval aTs, 
when the transistor switch 16 is non-conductive, the 
diode @I) 30 in FIG. 5 becomes forward biased and 
lent circuit as shown in FIG. 7. While two loops are 35 
shown, it is done for purposes of illustration only, since 
the two conductors 68, and 686 shown thereat are in 
actuality a single current conducting path. 
establish or would be provided with a set of initid or 
desired operational parameters, namely: output voltage 
30 V, switching frequency fs, minimal input voltage Vi,(- 
min), nominal input voltage Vin(nom), maximum input 
voltage Vi,(m,), minimum output load Rqmjn), nominal 
output load R L ( ~ ~ ~ )  and maximum output load RL(~,). 
R,qmin), for example, stands for minimum resistance in 
whereas RL(max) stands for resistance 
in ohms. 
One would then proceed to determine the turns ratio 
can be considered a short circuit, resulting in an F~~ purposes of explanation, it should be noted that 
During the aTsinterva17 energy flows from the indue- 4o N1:N2 of power transformer 20, including the value of 
the inductance L1, the inductance L2, the capacitance tor (L1) 21 to the capacitor (cl) 42* simultaneouslY, 
energy is delivered to the load resistance @L) 26 from c1 and the capacitance C2. This would then be followed 
the inductor (L2) 22 and the capacitor (c2) 24. The by the design of the power transformer if necessary. 
current ILI in the inductor (Ld 21 decreases linearly The first step involved is determining an acceptable 
from a maximum Value to a minimum value as shownby 45 duty cycle d, given the output voltage V, the range of 
reference numeral 70 in FIG. 8 ( d  This results in a the three input voltages Vi, mentioned above, and by 
decrease in energy, AE1, stored in inductor 21 (LI) selecting the appropriate turns ratio N1:Nzfor the trans- 
which can be expressed as: former. The turns ratio N1:N2 should be selected such 
that the maximum duty cycle dm, should not exceed a 
(19 50 specified upper limit, typically 50% i.e. 0.5 Ts and 
should typically be in the range between 20% and 40% 
and from which the duty cycle d can be determined 
from aforementioned equation (2) as: 
1 a 1  = ELI(-) - ELl(min) 
= 1/2 L1 x [ & ( m )  - &(min)I 
In a like manner, the current 1 ~ 2  in the inductor (L2) 
22 decreases linearly from a maximum value to a mini- 55 d=N1Vd(NZVin+N1X Vo) (21) 
From this, the average current ILZ(~%) in the output 
inductor 22, and in the transformer secondary I L ~ ( ~ ~ ) ,  
as shown in equations (3) and (9, can be calculated 
60 from the initial parameters established and equation (21) 
for minimum, nominal and maximum conditions. 
Noting that one of the inventive features comprises a 
DC-to-DC converter where the values of L1 and L2 are 
equal, the value for L2, i.e. the inductance value of the 
65 inductor 22, is determined first. This is based on three 
considerations: (1) the filter requirements of the output 
filter consisting of inductance (L2) 22 and capacitor ((22) 
24, (2) the desirability of maintaining a continuous cur- 
mum value as show& by reference numeral 72 of FIG. 
8(b). A decrease in energy, AE2, stored in inductor 22 
(L2) occurs which can be expressed as: 
The current flow into capacitor (Cl) 42 increases 
non-linearly as shown by waveform 74 of FIG. 8(c) 
with an increase in energy storage, AE3, which can be 
expressed as: 
5.418,709 
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rent conduction mode in L2; and (3) the allowable cur- 
rent variation Ai of 1 ~ 2  in the inductance (L2) 22. 
As to the output filter requirements, the voltage input 
to the LC filter comprised of inductor 22 and capacitor 
24 is basically a square wave with a magnitude of: 
Vfilt=(N2/N1)X vi,+ V C I  (22) 
The worst case scenario exists when the largest peak-to- 
peak output ripple voltage across the load resistance 
@L) 26 occurs at Vin(-), and R~(mar). Thus, 
YfiN=(NdNl)X Kn(m)+ Vo (23) 
Accordingly, the attenuation in dB necessary to meet 
the ripple requirement is equal to: 
2OX log Wc+ippIe f l sd  (24) 
The LC filter in this invention will have a -40 
dB/dec slope. Knowing this and the required attenua- 
tion at the switching frequency f,, the filter comer fre- 
quency fc is determined from the expression: 
fc = I/(% ) 
Rearranging equation (24) yields: 
L2= 1 4 ( 2 d X  c2l (26) 
Selection of a few trial values for C 2  is now made to 
allow one to determine one or more candidate values 
for L 2  which will satisfy the output filter requirements 
of equation (25). However, the actual value of L 2  will 
also depend on the other two considerations of main- 
taining continuous conduction mode and the allowable 
Ai percentage referred to above. 
Since it is desirable to maintain a continuous conduc- 
tion mode, then a critical minimum value of L 2  can be 
determined for which continuous conduction is main- 
tained under the conditions of lightest load RL(min) and 
maximum input voltage Vin(-). It can be shown that 
the minimum value of L 2  necessary to maintain continu- 
ous conduction mode under the lightest load and maxi- 
mum input voltage condition exists where: 
L2(min)=[ZmX TsXRymin)]+Z (27) 
The value of the inductor (L2) 22 dictates the slope of 
the current ramp as shown by the waveform segments 
60 and 72 of FIG. 8(b). As a general rule, under a nomi- 
nal input voltage Vin(nom) and nominal Output load 
RL(nom), Ai should remain no more than 25% of 1 ~ 2  
(A%). 
In solving for L2,  it can be shown that the voltage 
across inductor 22 L 2  can be expressed as: 
V u =  L2 X Ai/At (28) 
where At=dmmXTs. Rearranging equation (28) results 
in L 2  being expressed as: 
Lz=(V=X At)/Ai (29) 
or 
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Accordingly, L 2  is selected on the basis of equations 
(26), equation (27) and equation (30). Having selected a 
value of Lz, the value of L1 is now also determined. The 
appropriate value of capacitor 24 (C2)  is next deter- 
mined from equation (26). The only component left to 
be selected is the value for the capacitor 42 ( C l ) .  
In the determination of the capacitance value for 
capacitor 42 (Cl), the value of C1 is not as critical as the 
value of the other components. Preferably, capacitor 24 
should be a polycarbonate or polystyrene low ESR 
capacitor. A 1 pF polycarbonate capacitor, for exam- 
ple, is adequate for 100 kHz designs where load currents 
are less than one ampere(amp). 
As a general rule under nominal input voltage Vin( -  
nom) and load conditions RL(nOm), the change of voltage 
Av across C1 should remain no more than 25% of V,. 
During the on-time dT, of the transistor switch 16 
where Av is selected to be 25% of Vo, C1 can be calcu- 
lated from the expression: 
CI =UL~(W) X dnom X W ( O - 2 5  X Vo) (31) 
With the values for L1, Lz, C1 and Cz being selected, 
it now becomes necessary to calculate the peak currents 
in both inductors (L1) 21 and (L2)  22 which can be 
achieved by use of equations (4) and (6), supra. 
A knowledge of the values of L1, I ~ l @ e ~ k ) ,  L2 ,  and 
1 ~ 2 @ e 4  now provides all the information required for 
an actual design of the power transformer 14 when an 
embodiment such as shown in FIG. 4 is desired. In 
designing the power transformer, the designer first se- 
lects a trial core, then determines the minimum number 
of turns on the secondary winding (N2) 20 followed by 
determining the required air gap. 
In selecting a trial core, one makes a selection based 
upon the maximum desired flux density limit (Bm) under 
the worst case operating conditions, the effective area 
(&), relative permeability (pR) and effective core 
lengths Oe). 
The total reluctance (RT) of both the core (Rc) and 
the air gap (Rg) can be determined from the expression: 
R d l c + l g X P & P d e  (32) 
from which the inductance L1 in milliHenries can be 
determined from the expression: 
L I C M = ( W & ) X ( N ~ N ~ / ~ O O O ) ~  (33) 
From equation (33) the total reluctance R T C ~  be stated 
as 
R + W L ~ , ~ X  ( N ~ W  (34) 
It can be shown that the maximum flux density Bm can 
be expressed as: 
~m=~L1@mk)XLl (pd j )x lX ld  (AeXNz) (35) 
from which N 2  can be obtained by rearranging equation 
(35)as: 
N ~ ( ~ ~ ~ ) = Z L ~ ~ ) X L I ( ~ , ~ . Y ) X  1 X ld/(AeXBm) (36) 
It is to be noted that N2, the secondary winding 20 on 
the transformer 14, is the inductance L1 in the equiva- 
lent circuit shown in FIG. 5. Thus, equation 36 provides 
the minimum number of turns needed on the secondary 
winding 20 of the transformer 14 in order to keep from 
5.41 8,709 
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exceeding Bm at a value of I~i@e~k).  When desirable, 
larger values of N2 are permissible, which results in a 
corresponding reduction in Bm. 
Now that both N2 and LI are known, an air gap is 
determined such that the required relationship between 
these two parameters N2 and L1 for a given core is 
achieved. Keeping in mind equations (32)-(34), the 
combined length &of the air gap and the length bof the 
core can be expressed as: 
(37) 
IC + lg X PR = RT X PR X Ae 
= (h X p~ X Ae)/Lr(mX) X (Nz/looO~ 
At this point, the relationship between the effective 
length le, the length of the core and the length of the 
air gap 1,must be specified according to the geometry of 
the core. For example, for a torroid, this can be ex- 
pressed in centimeters(cm) as: 
I&m) = X/Y  (38) 
where, 
X= [ 4 ~  X PR X AeX Nz2]/[ IO5 X Ll(mH)] -le, and 
Y E P R - 1  
Following the resolution of an acceptable value of 
N2, the value of N1 is known from above where the 
selection of N1:N2 turns ratio is selected to provide an 
acceptable duty cycle. 
Due to the flyback characteristic of this topology, it 
is essential to optimize the coupling between the pri- 
mary and secondary windings 12 and 20 of the trans- 
former 14 and therefore in addition to minimizing the 
number of turns for both N1 and N2, the winding should 
be bifilar wound if possible. 
Thus what has been shown and described is an im- 
proved topology and methodology for the implementa- 
tion of a current mode control pulse-width modulated 
DC-to-DC converter which automatically provides 
simultaneous volt-second balance of the power trans- 
former and amp-second balance of the current sensing 
transformer simply and expeditiously. 
Having thus shown and described what is at present 
considered to be the preferred embodiments of the in- 
vention, it should be noted that the same has been made 
by way of illustration and not limitation. Accordingly, 
all modifications, alterations and changes coming 
within the spirit and scope of the invention as defined 
by the appended claims are herein meant to be included. 
I claim: 
1. A pulse-width modulated DC-to-DC power con- 
a first inductor coupled across a source of DC power; 
a filter circuit connected between said first inductor 
and said source of DC power; 
a controlled switch device having a controlled duty 
cycle coupled to said source of DC power between 
said first inductor and said filter circuit and being 
rendered conductive and nonconductive in accor- 
dance with a control signal; 
a control circuit responsive to at least one feedback 
signal for generating said control signal, said con- 
trol signal being applied to said switch device for 
controlling the duty cycle and accordingly the on 
and off conductive states of the switch device; 
a first capacitor having a first terminal thereof di- 
rectly connected to a first terminal of said first 
inductor; 
verter, comprising: 
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a second inductor having a first terminal thereof di- 
rectly connected to a second terminal of said first 
capacitor; 
wherein the value of electrical inductance of said first 
inductor is selected on the basis of and made equal 
to the value of electrical inductance of said second 
induct or; 
a current sensing transformer including a primary 
winding having a first terminal thereof directly 
connected to a second terminal of said first induc- 
tor, and a secondary winding coupled to said con- 
trol circuit for applying said at least one feedback 
signal thereto; 
a second capacitor having a first terminal thereof 
directly connected to a second terminal of said 
second inductor and having a second terminal di- 
rectly connected to a second terminal of said pri- 
mary winding; 
a diode having an anode electrode directly connected 
to a common circuit connection between said sec- 
ond terminal of said first capacitor and said first 
terminal of said second inductor and a cathode 
electrode directly connected to said second termi- 
nal of said primary winding; 
a load directly connected across said first and second 
terminals of said second capacitor; 
said first inductor, said first capacitor, said second 
inductor, said second capacitor and said primary 
winding of said current sensing transformer being 
connected in a series circuit loop so as to enable 
said current sensing transformer to alternately 
sense the current flow in both said first and second 
inductors during the respective on and off conduc- 
tive states of said switch device, 
thereby simultaneously providing a volt-second bal- 
ance in said first inductor and an amp-second bal- 
ance in said current sensing transformer while at 
the same time reducing undesired stresses on said 
controlled switch. 
2. The DC-to-DC power converter according to 
claim 1 wherein said filter circuit comprises a third 
inductor having a first terminal connected to one termi- 
nal of said source of DC power and a second terminal 
connected to said first terminal of said first inductor, 
and a third capacitor having a first terminal commonly 
connected to said second terminal of said third inductor 
and said first terminal of said first inductor and a second 
terminal connected to a second terminal of said source 
of DC power. 
3. The DC-to-DC power converter according to 
claim 1 wherein said first inductor comprises a second- 
ary winding of a transformer, said transformer addition- 
ally having a primary winding connected across said 
DC power source. 
4. The DC-to-DC power converter according to 
claim 1 wherein the said first inductor comprises a sin- 
gle inductor element. 
5. The DC-to-DC power converter according to 
claim 4 wherein said single inductor element comprises 
an equivalent inductance of a transformer whose pri- 
mary winding is reflected to a secondary side thereof by 
the primary to secondary turns ratio of the transformer. 
6. The DC-to-DC power converter according to 
claim 1 wherein said second inductor and said second 
capacitor form an output filter circuit. 
7. The DC-to-DC power converter according to 
claim 1 wherein said diode comprises a semiconductor 
diode. 
5,418,709 
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8. The DC-to-DC power converter according to 
claim 1 and additionally including circuit means for 
coupling another feedback signal to said control circuit 
from said load. 
claim 1 wherein said at 1eaSt one feedback signal com- 
P- a si@ Proportional to the current flow in said 
first and second inductors and additionally including 
another feedback signal coupled to said control circuit, 
nected to a second terminal of the second inductor and 
a second terminal connected to a second terminal of the 
primary winding of the current sensing transformer, a 
diode connected to a common circuit connection be- 
9- The Dc-to-DC Power COnVerter according to 5 tween the second terminal of the first capacitor and the 
first terminal of the second inductor and to the second 
terminal of the primary winding of the current sensing 
transformer, and comphing the steps of: 
said another feedback signa being proportional to an 10 
output voltage appearing across said load. 
10. The DC-to-DC power converter according to 
claim 1 wherein said controlled switch device com- 
prises a semiconductor switch. 
claim 10 wherein said semiconductor switch comprises 
a transistor. 
12. A method of converting power in a DC-to-DC 
power converter including, a first inductor coupled 
across a source of DC power, a filter circuit connected 20 
between the first inductor and the source of DC power, 
a controlled switch device coupled between the first 
inductor and the filter circuit, a feedback control circuit 
for controlling the duty cycle of the switch device, a 
first capacitor having a first terminal directly connected 25 
to a first terminal of the first inductor, the first inductor 
having a second terminal connected to a first terminal of 
a primary winding of a current sensing transformer, a 
second inductor having a first terminal directly con- 
nected to a second terminal of the first capacitor, a 30 
second capacitor having a first terminal directly con- 
11. The DC-to-DC power converter according to 15 
selecting the first inductor so as to be equal in value to 
the second inductor; 
directly connecting a first terminal of the primary 
winding of the current sensing transformer to the 
second terminal of the first inductor and directly 
connecting a second terminal of the primary wind- 
ing to the second terminal of both the second ca- 
pacitor and the diode so as to alternately sense the 
currents flowing in the first and second inductors 
during both the respective on and off conductive 
states of said switch device, and 
directly connecting the anode electrode of the diode 
to the common circuit connection between the 
second terminal of the first capacitor and the first 
terminal of the second inductor and directly con- 
necting the cathode electrode of the diode, to the 
second terminal of the primary winding of the 
current sensing transformer; 
whereby a volt-second balance in said first inductor 
and an amp-second balance in said current sensing 
transformer are achieved simultaneously. * * * * *  
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